ben/rackstack
1
0
Fork 0
Code Packages Releases Wiki Activity

update project structure

Browse Source
This commit is contained in:
zhao
2023-03-23 22:11:12 -04:00
parent ee0d9d968a
commit d9ad95d757
39 changed files with 44582 additions and 44582 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
TODO.md
View File

@ -4,9 +4,8 @@
- Finish refactoring files to use the application style, like in `yBar.scad`
- Implement better build script using python
- Finish side wall stuff
- Finish baseplate
- Start working on actual cases
- Figure out why sidewall build is so slow
### Ideas
- Clean up `sharedVariables.scad`!!!
@ -40,5 +39,6 @@ dx(yBarInnerYZ, mainRailSlot, sideConnectorSlot, includeFirst=true, includeLast=
// which would eval to:
// x(yBarInnerYZ) + dx(yBarInnerYZ, mainRailSlot, sideConnectorSlot) + x(sideConnectorSlot);
```
Hmm after looking into it a bit it seems that OpenScad's non-reassign rule is going to get in the way
Hmm after looking into it a bit it seems that OpenScad's non-reassign rule is going to get in the way. Might still be
worthwhile implement variable subsystem?